|
Our Services
Most engineering managers today understand the importance of including
signal integrity analysis as part of the design process before committing
to prototyping and manufacturing. Yet, some managers are not aware
of how valuable it is to include analog experts as part of their
engineering team.
Ludvik Kindl brings over 15 years experience
in signal integrity analysis, plus 26 years in analog/RF design,
to help engineers solve their most challenging problems in designing
and testing high-speed digital IC packages, printed circuit boards,
backplanes, and systems.
Ludvik Kindl works side-by-side with your engineering team to help
create quality results quickly in the following areas:
High-speed Components Selection
Signal Integrity Analysis
Simulation Modeling
Transmission Line Analysis
Power Integrity Analysis
Analog/Digital Circuit Design
Technical Supervision of Layout and Fabrication
Signal Integrity Seminars
High-speed Components Selection
 |
|
High-speed
materials selection |
|
|
Selection of
connectors, logic families, drivers/receivers, and cables |
|
|
High-density
interconnect (HDI) tradeoffs |
|
|
PCB stack design
|
Signal Integrity Design and
Analysis
 |
|
Architecture
for clock and data distribution |
|
|
Crosstalk,
coupling and reflections control |
|
|
Skew and jitter
reduction |
|
|
Timing analysis |
|
|
Simultaneous
switching noise suppression |
|
|
Mitigation
of rise time degradation and inter-symbol interference effects |
|
|
VLSI package
design or characterization of the existing one |
|
|
Specification
of design rules and design review |
Simulation Modeling
 |
|
SPICE and IBIS
model creation and validation |
|
|
Troubleshooting
of existing SPICE and IBIS models |
|
|
Use of simulation
tools: HSPICE (Synopsys), PSpice (Cadence), HyperLynx GHz (Mentor
Graphics), SPECCTRAQuest (Cadence), ADS (Agilent) |
|
|
Pre-layout
and post-layout simulations |
|
|
Differential
clock and data modeling |
|
|
2D field solver-RLCG
matrix calculations |
Transmission Lines Analysis
 |
|
Selection of
termination rules |
|
|
Controlled
impedance calculation and impedance testing |
|
|
Skin effect,
dielectric loss and dispersion control mitigation |
|
|
Long cable
implementation |
|
|
EMI and EMC
control |
Technical Supervision of Layout
and Fabrication
 |
|
Customizing
of high-speed layout rules |
|
|
Training and
technical supervision of layout personnel |
|
|
PCB fabrication
specification and compliance testing |
|
|
Impedance testing
of PCB prototypes |
Power Integrity Analysis
 |
|
Robust power
distribution system (PDS) design |
|
|
Design of PDS
to avoid rail collapse and minimize noise |
|
|
Effective bypassing
for relevant frequencies |
|
|
SPICE modeling
of surface mounted bypass capacitors |
|
|
Testing and
measurement of power distribution planes |
Analog/Digital Circuit Design
 |
|
Analog and
digital equalization techniques |
|
|
Clock PPL and
DLL design |
|
|
DDR & Rambus
SDRAM memory implementation |
|
|
Designing,
building, and testing of prototypes |
Signal Integrity Seminars (1-hour)
 |
|
Signal Integrity
basics for engineers and layout subcontractors |
|
|
Signal Integrity
basics for managers |
|